Docs and Tutorials Edit Page

Introduction

SystemVerilog is an HDVL (Hardware Design and Verification Language) based on widely used Verilog hardware description language. In fact Verilog language has been merged into SystemVerilog and is no longer being developed independently.

While SystemVerilog is used for design of hardware as well, the focus of this site is use of SystemVerilog in Functional Verification. The goal of this site is to provide a searchable, ready reference to aspiring and working hardware engineers.

Language Reference Manual

IEEE releases an update Language Reference Manual for SystemVerilog with every revision that typically takes place every 5 years. The latest LRM was released in year 2012 and is available for free to download from the IEEE website.